

CBPM3 Status

JUNE 7TH 2024

Overview


- Update on Register Access
 - Problem discussion
 - Current solution
- Hardware Changes
- Next Target

Register Access Issue

- Some registers not reading correctly
- Replicated on a second prototype, but slightly different
- Hardware debugging showed transaction info was fine, all the way to the processor

```

AFE Registers Dump:
Register      | Value
control      | 2
dcs_control   | 0
fpga_id      | 2f
ch0_gain_control | 0
ch1_gain_control | 100
adc_mem_first_1 | 0
adc_mem_first_2 | 0
turns_count_1 | 0
turns_count_2 | 0
next_mem_adr_1 | 0
next_mem_adr_2 | 0
temp         | 0
AFE Registers Dump:
Register      | Value
control      | 2
dcs_control   | 0
fpga_id      | 2f
ch0_gain_control | 0
ch1_gain_control | ff
adc_mem_first_1 | 0
adc_mem_first_2 | 0
turns_count_1 | 0
turns_count_2 | 0
    
```



ARM Memory Standard




Figure A3-3 Little-endian memory system

ARM Non-word Accesses

- ARM has instructions for smaller accesses

```
26 int main()
27 {
28     uint16_t * afe0_gain0 = (uint16_t *)0x40400006;
29     uint16_t * afe0_gain1 = (uint16_t *)0x40400008;
30
31     init_platform();
32     print("peripheral mem test\n\r");
33
34     int i = 0;
35     uint16_t afe0_gain0_val = 0xFFFF;
36     uint16_t afe0_gain1_val = 0xFFFF;
37     while (i < 10) {
38         afe0_gain0_val = *afe0_gain0;
39         afe0_gain1_val = *afe0_gain1;
40         printf("AFE0 gain 0: %x\n\r", afe0_gain0_val);
41         printf("AFE0 gain 1: %x\n\r", afe0_gain1_val);
42         sleep(1);
43         i++;
44     }
45     print("peripheral mem test finished\n\r");
46     cleanup_platform();
47     return 0;
48 }
```

```
bl      +236      ; addr=0x00100618: init_platform
movw    r0, #44308
movt    r0, #16
bl      +268      ; addr=0x00100644: print
mov     r3, #0
str     r3, [r11, #-8]
mvn     r3, #0
strh    r3, [r11, #-18]
mvn     r3, #0
strh    r3, [r11, #-20]
b       +80       ; addr=0x001005a4: main + 0x000000a4
ldr     r3, [r11, #-12]
ldrh    r3, [r3]
strh    r3, [r11, #-18]
ldr     r3, [r11, #-16]
ldrh    r3, [r3]
strh    r3, [r11, #-20]
ldrh    r3, [r11, #-18]
mov     r1, r3
movw    r0, #44332
movt    r0, #16
blx     +3064     ; addr=0x00101178: printf
ldrh    r3, [r11, #-20]
mov     r1, r3
movw    r0, #44352
movt    r0, #16
blx     +3044     ; addr=0x00101178: printf
mov     r0, #1
bl      +800      ; addr=0x001008bc: sleep
```


ARM LDRH

LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. The offset register value can be shifted left by 0, 1, 2, or 3 bits. For information about memory accesses see [Memory accesses](#).

Note the “loads halfword from memory” is ambiguous

In reality* it's still expecting 32 bit data, which is then shifted into position and zero-extended



AXI Unaligned Access



External Peripheral Controller

- Adapter between AXI and our logic
- Supports “Data Width Matching”

The screenshot shows the 'Re-customize IP' interface for the 'AXI EPC (2.0)' component. The interface is divided into two main sections: a schematic view on the left and a configuration panel on the right.

Schematic View: A block labeled 'EPC_INTF' is shown with three input ports on the left: 'S_AXI' (indicated by a plus sign), 's_axi_aclk' (indicated by a minus sign), and 's_axi_aresetn' (indicated by a circle with a minus sign). On the right side of the block, there is an output port labeled 'EPC_INTF' with a plus sign and a bus symbol.


Configuration Panel: The panel is titled 'Re-customize IP' and shows the component name as 'axi_epc_0'. It has tabs for 'Peripheral 1', 'Advanced', and 'Summary'. The 'Peripheral 1' tab is active, showing the following settings:

- Address Width: 32 (range [3 - 32])
- Data Bus Width: 16
- Enable Data Width Matching
- Enable SYNC Mode
- Support for data width match when the peripheral device data width is less than the AXI data width (highlighted in yellow)

Timing Parameters (in Pico Seconds):

Parameter	Value
Address Setup Period(Tsu)	1000
Address Hold Period (Th)	1000
Min. Width of Address Strobe	1000
Chip Select Setup Period	1000
Chip Select Hold Period	1000
Min. Write Pulse Width	5000
Min. Write Cycle Period	5000
Data Bus Setup Period	10000
Data Bus Hold Period	10000
Min. Read Pulse Width	15000
Min. Read Cycle Period	15000
Min. Read Data Valid Period	80000
Read Data High Impedance Period	1000
max. Ready Assertion Period	1000
Ready Valid Period	1000


Data Width Matched Trace



Register Access Summary

- ARM expects 32 bit data to manipulate into 16 bit
- AXI doesn't care one way or another
- EPC, if configured so, will interpret an AXI transaction to accommodate ARM
- BPM only provides 16 bits per transaction
- So, we do 2 transactions to BPM for any single AXI transaction

While we're here...



Critical Parameters are Read Data Valid Period and Data Bus Hold Period

Before: ~1.6 us Now: ~250 ns

Other Issues

- Coincident with the memory alignment problem
- Seems like the upper address bits are stuck
- Swapped the backplane board, works now
- Investigation ongoing

```
AFE Registers Dump:
Register      | Value
control       | 4
dcs_control   | 0
fpga_id       | 2f
ch0_gain_control | 0
ch1_gain_control | 100
adc_mem_first_1 | 0
adc_mem_first_2 | 0
turns_count_1  | 0
turns_count_2  | 2f
next_mem_adr_1 | 0
next_mem_adr_2 | 100
temp          | 0
```

Other Issues (2)

- Finally caught on my local prototype via serial output
- Malformed packet interrupts tftp load, doesn't recover gracefully
- bootloader needs polish anyway, can be worked around for now

```
#####  
#####  
#####T T T  
TFTP error: 'malformed packet' (0)  
Starting again  
  
switch to partitions #0 OK
```

Next Targets

- Time sweep code
- AFE buffer test code
- Heartbeat code to know when a module is up