


CBPM Timing


Overview

- Clock Distribution in the tunnel
- Tap/Repeater
- Clock Signal, Timing Card
- Analog Front End clocking

Clock Distribution Diagram





Timing Tap / Repeater Schematic




Title	<Title>	Rev	<RevC
Size	Document Number		
B	<Doc>		
Date:	Thursday, January 26, 2006	Sheet	1 of 1

Clock Signal



Timing Card



PDIV = Programmable Divider
 PPW = Programmable Pulse Width
 PDLY = Programmable Delay

CBPM_TIM address space

1/18/08

addr	data range	unit	function
0x00 ²⁸	0 -> 1023	10ps	block A global delay
0x01 ²⁹	0 -> 1023	10ps	block A global delay
0x02 ³⁰	0 -> 1023	10ps	adc_clk3 delay
0x03 ³¹	0 -> 1023	10ps	adc_clk2 delay
0x04 ³²	0 -> 1023	10ps	adc_clk1 delay
0x05 ³³	0 -> 1023	10ps	adc_clk0 delay
36 0x08 ³⁴	0 -> 1023	10ps	block B global delay
37 0x09 ³⁵	0 -> 1023	10ps	block B global delay
38 0x0A ³⁶	0 -> 1023	10ps	adc_clk7 delay
39 0x0B ³⁷	0 -> 1023	10ps	adc_clk6 delay
40 0x0C ³⁸	0 -> 1023	10ps	adc_clk5 delay
41 0x0D ³⁹	0 -> 1023	10ps	adc_clk4 delay
44 0x10 ⁴⁰	0 -> 9	2ns	block A turns marker delay
45 0x11 ⁴¹	0 -> 62	N	block A clock f = 500MHz/(64 - N)
46 0x12 ⁴²	0 -> 3		block A clock PW (2ns, 4ns, 8ns, 16ns)
52 0x18 ⁴³	0 -> 9	2ns	block B turns marker delay
53 0x19 ⁴⁴	0 -> 62	N	block B clock f = 500MHz/(64 - N)
54 0x1A ⁴⁵	0 -> 3		block B clock PW (2ns, 4ns, 8ns, 16ns)
59 0x1F ⁴⁶	0 -> 60	42ns	common turns marker delay

0x10020000

268566528

45 - N₀






53 - N₁

40 = turn delay

60

54

Timing -> AFE



References

[\\samba\accinstr\documentation](#)

- CESR_BPM_clock.docx
- Timing Board Functionality.docx

[\\samba\accuser\cesrdag\hardware\BPM\6048-145 BPM Front End\schematics](#)

afe4.pdf

Bonus Topic
